



The Intel 8085A Instruction Set

INSTRUCTION SET ENCYCLOPEDIA

In the ensuing dozen pages, the complete 8085A instruction set is described, grouped in order under five different functional headings, as follows:

1. **Data Transfer Group** — Moves data between registers or between memory locations and registers. Includes moves, loads, stores, and exchanges. (See below.)
2. **Arithmetic Group** — Adds, subtracts, increments, or decrements data in registers or memory. (See page 4-13.)
3. **Logic Group** — ANDs, ORs, XORs, compares, rotates, or complements data in registers or between memory and a register. (See page 4-16.)
4. **Branch Group** — Initiates conditional or unconditional jumps, calls, returns, and restarts. (See page 4-20.)
5. **Stack, I/O, and Machine Control Group** — Includes instructions for maintaining the stack, reading from input ports, writing to output ports, setting and reading interrupt masks, and setting and clearing flags. (See page 4-22.)

The formats described in the encyclopedia reflect the assembly language processed by Intel-supplied assembler, used with the Intel development systems.

Data Transfer Group

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

MOV r1, r2 (Move Register)

(r1) ← (r2)

The content of register r2 is moved to register r1.

0	1	D	D	D	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1
States: 4
Addressing: register
Flags: none

MOV r, M (Move from memory)

(r) ← ((H) (L))

The content of the memory location, whose address is in registers H and L, is moved to register r.

0	1	D	D	D	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none

MOV M, r (Move to memory)

((H) (L)) ← (r)

The content of register r is moved to the memory location whose address is in registers H and L.

0	1	1	1	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none

MVI r, data (Move Immediate)

(r) ← (byte 2)

The content of byte 2 of the instruction is moved to register r.

0	0	D	D	D	1	1	0
data							

Cycles: 2
States: 7
Addressing: Immediate
Flags: none

MVI M, data (Move to memory immediate)

((H) (L)) ← (byte 2)

The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.

0	0	1	1	0	1	1	0
data							

Cycles: 3
States: 10
Addressing: immed./reg. indirect
Flags: none

(All mnemonics copyright Intel Corporation 1976.)

Figure C.1

THE INSTRUCTION SET

LXI rp, data 16 (Load register pair immediate)

(rh) ← (byte 3),

(rl) ← (byte 2)

Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.

0	0	R	P	0	0	0	1
low-order data							
high-order data							

Cycles: 3
States: 10
Addressing: immediate
Flags: none

LHLD addr (Load H and L direct)

(L) ← ((byte 3)(byte 2))

(H) ← ((byte 3)(byte 2) + 1)

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.

0	0	1	0	1	0	1	0
low-order addr							
high-order addr							

Cycles: 5
States: 16
Addressing: direct
Flags: none

LDA addr (Load Accumulator direct)

(A) ← ((byte 3)(byte 2))

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.

0	0	1	1	1	0	1	0
low-order addr							
high-order addr							

Cycles: 4
States: 13
Addressing: direct
Flags: none

SHLD addr (Store H and L direct)

((byte 3)(byte 2)) ← (L)

((byte 3)(byte 2) + 1) ← (H)

The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.

0	0	1	0	0	0	1	0
low-order addr							
high-order addr							

Cycles: 5
States: 16
Addressing: direct
Flags: none

STA addr (Store Accumulator direct)

((byte 3)(byte 2)) ← (A)

The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.

0	0	1	1	0	0	1	0
low-order addr							
high-order addr							

Cycles: 4
States: 13
Addressing: direct
Flags: none

LDAX rp (Load accumulator indirect)

(A) ← ((rp))

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.

0	0	R	P	1	0	1	0
---	---	---	---	---	---	---	---


Cycles: 2
States: 7
Addressing: reg. indirect
Flags: none

(All mnemonics copyright Intel Corporation 1976.)

Figure C.2


THE INSTRUCTION SET

STAX rp (Store accumulator indirect)
 $((rp)) \leftarrow (A)$
 The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs $rp = B$ (registers B and C) or $rp = D$ (registers D and E) may be specified.



Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: none

XCHG (Exchange H and L with D and E)
 $(H) \leftrightarrow (D)$
 $(L) \leftrightarrow (E)$
 The contents of registers H and L are exchanged with the contents of registers D and E.



Cycles: 1
 States: 4
 Addressing: register
 Flags: none


Arithmetic Group

This group of instructions performs arithmetic operations on data in registers and memory.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.


All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD r (Add Register)
 $(A) \leftarrow (A) + (r)$
 The content of register r is added to the content of the accumulator. The result is placed in the accumulator.




Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,CY,AC

ADD M (Add memory)
 $(A) \leftarrow (A) + ((H)(L))$
 The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.




Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: Z,S,P,CY,AC

ADI data (Add Immediate)
 $(A) \leftarrow (A) + (\text{byte } 2)$
 The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: 2
 States: 7
 Addressing: immediate
 Flags: Z,S,P,CY,AC

ADC r (Add Register with carry)
 $(A) \leftarrow (A) + (r) + (CY)$
 The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.




Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,CY,AC

(All mnemonics copyright Intel Corporation 1976.)

Figure C3


THE INSTRUCTION SET

ADC M (Add memory with carry)
 $(A) \leftarrow (A) + ((H) (L)) + (CY)$
 The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.




Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: Z,S,P,CY,AC

SUB M (Subtract memory)
 $(A) \leftarrow (A) - ((H) (L))$
 The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.




Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: Z,S,P,CY,AC

ACI data (Add immediate with carry)
 $(A) \leftarrow (A) + (\text{byte 2}) + (CY)$
 The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.




Cycles: 2
 States: 7
 Addressing: immediate
 Flags: Z,S,P,CY,AC

SUI data (Subtract immediate)
 $(A) \leftarrow (A) - (\text{byte 2})$
 The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.




Cycles: 2
 States: 7
 Addressing: immediate
 Flags: Z,S,P,CY,AC

SUB r (Subtract Register)
 $(A) \leftarrow (A) - (r)$
 The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,CY,AC

SRD r (Subtract Register with borrow)
 $(A) \leftarrow (A) - (r) - (CY)$
 The content of register r and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,CY,AC

(All mnemonics copyright Intel Corporation 1976.)

Figure C.4


THE INSTRUCTION SET

SUB M (Subtract memory with borrow)
 $(A) - (A) - ((H) (L)) - (CY)$
 The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: Z,S,P,CY,AC

INC M (Increment memory)
 $((H) (L)) - ((H) (L)) + 1$
 The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.




Cycles: 3
 States: 10
 Addressing: reg. indirect
 Flags: Z,S,P,AC

SUB data (Subtract Immediate with borrow)
 $(A) - (A) - (\text{byte 2}) - (CY)$
 The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




Cycles: 2
 States: 7
 Addressing: Immediate
 Flags: Z,S,P,CY,AC

DCR r (Decrement Register)
 $(r) - (r) - 1$
 The content of register r is decremented by one. Note: All condition flags except CY are affected.




Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,AC

INC r (Increment Register)
 $(r) - (r) + 1$
 The content of register r is incremented by one. Note: All condition flags except CY are affected.



Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,AC

DCR M (Decrement memory)
 $((H) (L)) - ((H) (L)) - 1$
 The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.



Cycles: 3
 States: 10
 Addressing: reg. indirect
 Flags: Z,S,P,AC

(All mnemonics copyright Intel Corporation 1976.)

Figure C.5

THE INSTRUCTION SET

INX rp (Increment register pair)
 $(rh)(rl) \leftarrow (rh)(rl) + 1$
 The content of the register pair rp is incremented by one. Note: No condition flags are affected.

0	0	R	P	0	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1
 States: 0
 Addressing: register
 Flags: none

DCX rp (Decrement register pair)
 $(rh)(rl) \leftarrow (rh)(rl) - 1$
 The content of the register pair rp is decremented by one. Note: No condition flags are affected.

0	0	R	P	1	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1
 States: 6
 Addressing: register
 Flags: none

DAD rp (Add register pair to H and L)
 $(H)(L) \leftarrow (H)(L) + (rh)(rl)$
 The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add; otherwise it is reset.

0	0	R	P	1	0	0	1
---	---	---	---	---	---	---	---

Cycles: 3
 States: 10
 Addressing: register
 Flags: CY

DAA (Decimal Adjust Accumulator)
 The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded-Decimal digits by the following process:

1. If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
2. If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.

0	0	1	0	0	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1
 States: 4
 Flags: Z,S,P,CY,AC

4.0.3 Logic Group

This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

ANA r (AND Register)
 $(A) \leftarrow (A) \wedge (r)$
 The content of register r is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.

1	0	1	0	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,CY,AC


All mnemonics copyright Intel Corporation 1976.)

Figure C.6

THE INSTRUCTION SET

ANA M (AND memory) $(A) \leftarrow (A) \wedge ((H) (L))$


The contents of the memory location whose address is contained in the H and L registers is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.



Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: Z,S,P,CY,AC

XRA M (Exclusive OR Memory) $(A) \leftarrow (A) \vee ((H) (L))$


The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: Z,S,P,CY,AC

ANI data (AND Immediate) $(A) \leftarrow (A) \wedge (\text{byte } 2)$


The content of the second byte of the instruction is logically ANDed with the contents of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.



Cycles: 2
 States: 7
 Addressing: Immediate
 Flags: Z,S,P,CY,AC

XRI data (Exclusive OR Immediate) $(A) \leftarrow (A) \vee (\text{byte } 2)$


The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2
 States: 7
 Addressing: Immediate
 Flags: Z,S,P,CY,AC

XRA r (Exclusive OR Register) $(A) \leftarrow (A) \vee (r)$


The content of register r is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,CY,AC

ORA r (OR Register) $(A) \leftarrow (A) \vee (r)$

The content of register r is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,CY,AC

(All mnemonics copyright Intel Corporation 1976.)

Figure C.7


THE INSTRUCTION SET

ORA M (OR memory)
 $(A) \leftarrow (A) \vee ((H) (L))$
 The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: Z,S,P,CY,AC

ORI data (OR immediate)
 $(A) \leftarrow (A) \vee (\text{byte 2})$
 The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 2
 States: 7
 Addressing: Immediate
 Flags: Z,S,P,CY,AC

CMP M (Compare memory)
 $(A) - ((H) (L))$
 The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if $(A) = ((H) (L))$. The CY flag is set to 1 if $(A) < ((H) (L))$.




Cycles: 2
 States: 7
 Addressing: reg. indirect
 Flags: Z,S,P,CY,AC

CPI data (Compare immediate)
 $(A) - (\text{byte 2})$
 The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if $(A) = (\text{byte 2})$. The CY flag is set to 1 if $(A) < (\text{byte 2})$.




Cycles: 2
 States: 7
 Addressing: Immediate
 Flags: Z,S,P,CY,AC

CMP r (Compare Register)
 $(A) - (r)$
 The content of register r is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if $(A) = (r)$. The CY flag is set to 1 if $(A) < (r)$.



Cycles: 1
 States: 4
 Addressing: register
 Flags: Z,S,P,CY,AC

RLC (Rotate left)
 $(A_{n+1}) \leftarrow (A_n); (A_0) \leftarrow (A_7)$
 $(CY) \leftarrow (A_7)$
 The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.




Cycles: 1
 States: 4
 Flags: CY

Figure C.8


THE INSTRUCTION SET

RRC (Rotate right)
 $(A_n) \leftarrow (A_{n-1}); (A_7) \leftarrow (A_0)$
 $(CY) \leftarrow (A_0)$
 The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the CY flag is affected.




Cycles: 1
 States: 4
 Flags: CY

CMA (Complement accumulator)
 $(A) \leftarrow \overline{(A)}$
 The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.




Cycles: 1
 States: 4
 Flags: none

RAL (Rotate left through carry)
 $(A_{n+1}) \leftarrow (A_n); (CY) \leftarrow (A_7)$
 $(A_0) \leftarrow (CY)$
 The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.




Cycles: 1
 States: 4
 Flags: CY

CMC (Complement carry)
 $(CY) \leftarrow \overline{(CY)}$
 The CY flag is complemented. No other flags are affected.




Cycles: 1
 States: 4
 Flags: CY

RAR (Rotate right through carry)
 $(A_n) \leftarrow (A_{n-1}); (CY) \leftarrow (A_0)$
 $(A_7) \leftarrow (CY)$
 The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.



Cycles: 1
 States: 4
 Flags: CY

STC (Set carry)
 $(CY) \leftarrow 1$
 The CY flag is set to 1. No other flags are affected.



Cycles: 1
 States: 4
 Flags: CY

(All mnemonics copyright Intel Corporation 1976.)

Figure C.9

THE INSTRUCTION SET

Branch Group

This group of instructions alter normal sequential program flow.

Condition flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

CONDITION	CCC
NZ — not zero ($Z = 0$)	000
Z — zero ($Z = 1$)	001
NC — no carry ($CY = 0$)	010
C — carry ($CY = 1$)	011
PO — parity odd ($P = 0$)	100
PE — parity even ($P = 1$)	101
P — plus ($S = 0$)	110
M — minus ($S = 1$)	111

Jcondition addr (Conditional Jump)

If (CCC),

(PC) ← (byte 3) (byte 2)

If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.

1	1	C	C	C	0	1	0
low-order addr							
high-order addr							

Cycles: 2/3
States: 7/10
Addressing: Immediate
Flags: none

JMP addr (Jump)

(PC) ← (byte 3) (byte 2)

Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1	1	0	0	0	0	1	1
low-order addr							
high-order addr							

Cycles: 3
States: 10
Addressing: Immediate
Flags: none

CALL addr (Call)

((SP) - 1) ← (PCH)

((SP) - 2) ← (PCL)

(SP) ← (SP) - 2

(PC) ← (byte 3) (byte 2)

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1	1	0	0	1	1	0	1
low-order addr							
high-order addr							

Cycles: 5
States: 10
Addressing: Immediate/
reg. indirect
Flags: none

(All mnemonics copyright Intel Corporation 1970.)

Figure C.10

Condition addr (Condition call)

If (CCC),


$((SP) - 1) - (PCH)$

$((SP) - 2) - (PCL)$

$(SP) - (SP) - 2$

$(PC) - (\text{byte 3}) (\text{byte 2})$

If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.



Cycles: 2/5
States: 9/18
Addressing: Immediate/
reg. indirect
Flags: none


RET (Return)

$(PCL) - ((SP));$

$(PCH) - ((SP) + 1);$

$(SP) - (SP) + 2;$

The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.



Cycles: 3
States: 10
Addressing: reg. indirect
Flags: none

Rcondition (Conditional return)


If (CCC),

$(PCL) - ((SP))$

$(PCH) - ((SP) + 1)$

$(SP) - (SP) + 2$

If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.



Cycles: 1/3
States: 6/12
Addressing: reg. indirect
Flags: none

RST n (Restart)


$((SP) - 1) - (PCH)$

$((SP) - 2) - (PCL)$


$(SP) - (SP) - 2$

$(PC) - 8 * (NNN)$

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.



Cycles: 3
States: 12
Addressing: reg. indirect
Flags: none



Program Counter After Restart

(All mnemonics copyright Intel Corporation 1976.)

Figure C.11

THE INSTRUCTION SET

PCHL (Jump H and L Indirect — move H and L to PC)

(PCH) — (H)

(PCL) — (L)

The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.

1	1	1	0	1	0	0	1
---	---	---	---	---	---	---	---

Cycles: 1
States: 6
Addressing: register
Flags: none

Stack, I/O, and Machine Control Group

This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.

PUSH rp (Push)

((SP) — 1) — (rh)

((SP) — 2) — (rl)

((SP) — (SP) — 2

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Note: Register pair rp = SP may not be specified.

1	1	R	P	0	1	0	1
---	---	---	---	---	---	---	---

Cycles: 3
States: 12
Addressing: reg. Indirect
Flags: none

PUSH PSW (Push processor status word)

((SP) — 1) — (A)

((SP) — 2)₀ — (CY), ((SP) — 2)₁ — X

((SP) — 2)₂ — (P), ((SP) — 2)₃ — X

((SP) — 2)₄ — (AC), ((SP) — 2)₅ — X

((SP) — 2)₆ — (Z), ((SP) — 2)₇ — (S)

((SP) — (SP) — 2 X: Undefined.

(All mnemonics copyright Intel Corporation 1970.)

The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.

1	1	1	1	0	1	0	1
---	---	---	---	---	---	---	---

Cycles: 3
States: 12
Addressing: reg. Indirect
Flags: none

FLAG WORD

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
S	Z	X	AC	X	P	X	CY

X: undefined

POP rp (POP)

(rl) — ((SP))

(rh) — ((SP) + 1)

((SP) — ((SP) + 2)

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP, is moved to the high-order register of register pair rp. The content of register SP is incremented by 2. Note: Register pair rp = SP may not be specified.

1	1	R	P	0	0	0	1
---	---	---	---	---	---	---	---

Cycles: 3
States: 10
Addressing: reg. Indirect
Flags: none

Figure C.12


THE INSTRUCTION SET

POP PSW

(Pop processor status word)

 $(CY) \leftarrow ((SP))_0$ $(P) \leftarrow ((SP))_2$ $(AC) \leftarrow ((SP))_4$ $(Z) \leftarrow ((SP))_6$ $(S) \leftarrow ((SP))_7$ $(A) \leftarrow ((SP) + 1)$ $(SP) \leftarrow (SP) + 2$

The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.




Cycles: 3
 States: 10
 Addressing: reg. indirect
 Flags: Z,S,P,CY,AC

XTHL

(Exchange stack top with H and L)

 $(L) \leftarrow ((SP))$ $(H) \leftarrow ((SP) + 1)$

The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.




Cycles: 5
 States: 16
 Addressing: reg. indirect
 Flags: none

SPHL

(Move HL to SP)

 $(SP) \leftarrow (H) (L)$

The contents of registers H and L (16 bits) are moved to register SP.




Cycles: 1
 States: 6
 Addressing: register
 Flags: none

IN port

(Input)

 $(A) \leftarrow (\text{data})$

The data placed on the eight bit bi-directional data bus by the specified port is moved to register A.




Cycles: 3
 States: 10
 Addressing: direct
 Flags: none

OUT port

(Output)

 $(\text{data}) \leftarrow (A)$

The content of register A is placed on the eight bit bi-directional data bus for transmission to the specified port.




Cycles: 3
 States: 10
 Addressing: direct
 Flags: none

(All mnemonics copyright Intel Corporation 1976.)

Figure C.13

THE INSTRUCTION SET


EI (Enable Interrupts)
The interrupt system is enabled following the execution of the next instruction.



Cycles: 1
States: 4
Flags: none

NOTE: Interrupts are not recognized during the EI instruction. Placing an EI instruction on the bus in response to INTA during an INA cycle is prohibited.


DI (Disable Interrupts)
The interrupt system is disabled immediately following the execution of the DI instruction.



Cycles: 1
States: 4
Flags: none

NOTE: Interrupts are not recognized during the DI instruction. Placing a DI instruction on the bus in response to INTA during an INA cycle is prohibited.


HLT (Halt)
The processor is stopped. The registers and flags are unaffected. A second ALE is generated during the execution of HLT to strobe out the Halt cycle status information.



Cycles: 1+
States: 5
Flags: none

NOP (No op)
No operation is performed. The registers and flags are unaffected.

(All mnemonics copyright Intel Corporation 1976.)




Cycles: 1
States: 4
Flags: none

RIM (Read Interrupt Masks)
The RIM instruction loads data into the accumulator relating to interrupts and the serial input. This data contains the following information:

- Current interrupt mask status for the RST 5.5, 6.5, and 7.5 hardware interrupts (1 = mask disabled)
- Current interrupt enable flag status (1 = interrupts enabled) except immediately following a TRAP interrupt. (See below.)
- Hardware interrupts pending (i.e., signal received but not yet serviced), on the RST 5.5, 6.5, and 7.5 lines.
- Serial input data.

Immediately following a TRAP interrupt, the RIM instruction must be executed as a part of the service routine if you need to retrieve current interrupt status later. Bit 3 of the accumulator is (in this special case only) loaded with the interrupt enable (IE) flag status that existed prior to the TRAP interrupt. Following an RST 5.5, 6.5, 7.5, or INTR interrupt, the interrupt flag flip-flop reflects the current interrupt enable status. Bit 6 of the accumulator (17.5) is loaded with the status of the RST 7.5 flip-flop, which is always set (edge-triggered) by an input on the RST 7.5 input line, even when that interrupt has been previously masked. (See SIM instruction.)



Cycles: 1
States: 4
Flags: none

Figure C.14

THE INSTRUCTION SET

SIM


(Set Interrupt Masks)

The execution of the SIM instruction uses the contents of the accumulator (which must be previously loaded) to perform the following functions:

- Program the interrupt mask for the RST 5.5, 6.5, and 7.5 hardware interrupts.
- Reset the edge-triggered RST 7.5 input latch.
- Load the SOD output latch.

To program the interrupt masks, first set accumulator bit 3 to 1 and set to 1 any bits 0, 1, and 2, which disable interrupts RST 5.5, 6.5, and 7.5, respectively. Then do a SIM instruction. If accumulator bit 3 is 0 when the SIM instruction is executed, the interrupt mask register will not change. If accumulator bit 4 is 1 when the SIM instruction is executed, the RST 7.5 latch is then reset. RST 7.5 is distinguished by the fact that its latch is always set by a rising edge on the RST 7.5 input pin, even if the jump to service routine is inhibited by masking. This latch remains high until cleared by a RESET_{IN}, by a SIM instruction with accumulator bit 4 high, or by an internal processor acknowledge to an RST 7.5 interrupt subsequent to the removal of the mask (by a SIM instruction). The RESET_{IN} signal always sets all three RST mask bits.

If accumulator bit 6 is at the 1 level when the SIM instruction is executed, the state of accumulator bit 7 is loaded into the SOD latch and thus becomes available for interface to an external device. The SOD latch is unaffected by the SIM instruction if bit 6 is 0. SOD is always reset by the RESET_{IN} signal.



(All mnemonics copyright Intel Corporation 1976.)

Figure C 15